

1.2.2 Number of Add on /Certificate programs offered during the year

1.2.3 Number of students enrolled in Certificate/ Add-on programs as against the total number of students during the year

Academic Year -2023-24						
Name of Add on /Certificate programs offered	Course Code (if any)	Year of offering	No. of times offered during the same year	Duration of course	Number of students enrolled in the year	Number of Students completing the course in the year
NPTEL Course on VLSI Design Flow: RTL to GDS by Electronics & Telecommunication Engg. Students		2023-24	1	July-Oct 2023 (12 weeks)	11	2

Kanwal
Faculty Incharge



Atina
HOD



!! Sabka Malik Atma !!

Vishwatmak Jangli Maharaj Ashram Trust's

Atma Malik Institute of Technology & Research (AMRIT)
Department of Electronics & Telecommunication Engineering

Date: 12/07/2023

NPTEL Enrollment (July-Dec 2023)

Following Students have enrolled for NPTEL Course for July-Dec 2023.

Sr. No.	Name of Student	Class/Sem	NPTEL Course name	Faculty Incharge/Mentor
✓ 1	Tushar Kadam	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar <i>Prof</i>
✓ 2	Sandesh Mhase	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar <i>Prof</i>
3	Akshata Halde	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
4	Mamta Jangam	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
5	Sayali Bhosale	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
6	Tanvi Bhojane	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
7	Swapnil Kubade	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
8	Aniket Yerunkar	BE/7 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
9	Dinesh Kamble	TE/5 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
10	Karan Patil	TE/5 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
11	Ram Jadhav	TE/5 th Sem	VLSI Design Flow: RTL to GDS	Mr. Sumit Kumar
12	Anita Nemane	TE/5 th Sem	Sensors Technology	Mr. Sumit Kumar
13	Rituraj Kumawat	TE/5 th Sem	Sensors Technology	Mr. Sumit Kumar
14	Ram Jadhav	TE/5 th Sem	Sensors Technology	Mr. Sumit Kumar
15	Karan Patil	TE/5 th Sem	Sensors Technology	Mr. Sumit Kumar



Sumit Kumar

Prof. Sumit Kumar
HOD-EXTC & IQAC Coordinator



!! Sabka Malik Atma !!
Vishwatmak Jangli Maharaj Ashram Trust's
Atma Malik Institute of Technology & Research (AMRIT)

ACAD-DI-68	NOTICE	Academic Year: 2023-24
Rev : 00		Semester: ODD
Date: 11-7-2022		

Date: 19/06/2023

NPTEL COURSE ENROLLMENT

Dear Learners, you are advised to take up **NPTEL online courses** and on successful completion, you are required to submit certification for the same.

Objective: This will definitely help learners to facilitate their enhanced learning based on their interest.

After successful enrollment to the NPTEL course, submit the information to your mentor.

Visit the following link to register for the course:
https://docs.google.com/spreadsheets/d/e/2PACX-1vQCbGU35MAoqfECfSQCj22Kj-272L_xGjsxjgNCJWlhYn3yA25jKhX8v_NKQYffH0dSS0LquHhzhTnM/pubhtml?urp=gmail_link

Kumar

Prof. Sumit Kumar
HOD-EXTC & IQAC Coordinator



Shinde

Dr. D. D. Shinde
Principal



!! Sabka Malik Atma !!

Vishwatmak Jangli Maharaj Ashram Trust's

Atma Malik Institute of Technology & Research (AMRIT)

ACAD-DI-68	NOTICE	Academic Year: 2023-24
Rev : 00		Semester: ODD
Date: 11-7-2022		

Date: 15/09/2023

Useful VLSI courses on NPTEL


Freely available for students/faculty who are passionate about semiconductors & eager to learn.

Dear Learners, you are advised to take up **NPTEL online courses** .
These are **FREE** technical video lectures by faculties of IIT with decades of experience.

1. Introduction to VLSI Design:	https://lnkd.in/gMtYBDnP
2. Hardware modeling using Verilog:	https://lnkd.in/gu7KnDdW
3. System Design Through VERILOG:	https://lnkd.in/g48RMtmJ
4. Introduction to Digital VLSI Design Flow:	https://lnkd.in/gqC-qUgs
5. VLSI Physical Design:	https://lnkd.in/gUrTSGta
6. CAD for VLSI Design I:	https://lnkd.in/ggmZqUJu
7. CAD for VLSI Design II:	https://lnkd.in/gzE4 Nqm
8. Optimization Techniques for Digital VLSI Design:	https://lnkd.in/gGvF4tAk
9. Analog VLSI Design:	https://lnkd.in/ggq7CTPX
10. Intoduction on VLSI Design:	https://lnkd.in/gfjTh7Gn
11. CMOS Digital VLSI Design:	https://lnkd.in/gbmq5vu7
12. VLSI Design Flow - RTL to GDS:	https://lnkd.in/gfzAfWjS
13. VLSI Design Verification and test:	https://lnkd.in/grJP VgZ
14. CMOS Analog VLSI Design:	https://lnkd.in/g-64nBWv
15. Semiconductor Devices:	https://lnkd.in/gmBC eUh
16. Basic Electronics:	https://lnkd.in/gAbD2gWy
17. Digital Circuits:	https://lnkd.in/g4_xbaCB


Kumar

Prof. Sumit Kumar
HOD-EXTC & IQAC Coordinator



Courses (https://swayam.gov.in/explorer) >
VLSI Design Flow: RTL to GDS
 by Prof. Snah Saurabh | IIT Delhi

Go to course (course/nc_email-kumaradlab20@gmail.com) Learners enrolled: 12082 | Exam registration: 2720



ABOUT THE COURSE:
 This course covers the entire RTL to GDS VLSI design flow, going through various stages of logic synthesis, verification, physical design, and testing. Lectures covering the fundamentals of various design tasks, this course will develop skills in modern chip design with the help of activities and demonstrations on freely available CAD tools. This course will enhance the employability of the students and will make them ready to undertake careers in the semiconductor industry.

PREREQUISITES: Basic Course on Digital Circuits (typically taught in the first/second year of UG Program)

INDUSTRY SUPPORT: The course develops skills to use design automation tools for chip designing. The course will be valued by companies working on semiconductors, such as Qualcomm, Intel, Texas Instruments, NXP, ST Microelectronics, Micron, IBM, Cadence, Synopsys, Siemens, ARM, AMD, NVIDIA, Apple, and Google.

Summary

Course Status: Completed

Books and refer

- 1. Snah Saurabh, "Introduction to VLSI Design Flow", Cambridge University Press, 2023 (expected)
<https://www.cambridge.org/highereducation/books/introduction-to-vlsi-design-flow/95E6832E63FE68795181D64678552333> (pre-view)
- 2. M.J.S. Smith, "Application-specific integrated circuits", Addison-Wesley, 1997
- 3. L. Lavagno, I. L. Markov, G. Martin, and L. K. Scheffer (Editors), "Electronic Design Automation for IC Implementation, Circuit Design, and Process Technology", CRC Press, 2016
- 4. S. Pailavath, "Verilog HDL: a guide to digital design and synthesis", Pearson Education India, 2003
- 5. J. Shukler and R. Chedda, "Static timing analysis for nanometer designs: A practical approach", Springer Science Business Media, 2009
- 6. G. D. Micheli, "Synthesis and optimization of digital circuits", McGraw-Hill Higher Education, 1994
- 7. M. Bushnell and Y. Agrawal, "Essentials of electronic testing for digital, memory and mixed-signal VLSI circuits", Springer Science & Business Media, 2004

Instructor bio



Prof. Snah Saurabh
 IIT Delhi

Prof. Snah Saurabh obtained his Ph.D. from IIT Delhi in 2012 and B.Tech. (EE) from IIT Kharagpur in the year 2000. He has rich experience in the semiconductor industry having spent 16 years working for industry leaders such as Cadence Design Systems, Synopsys India, and Magma Design Automation before joining IIT Delhi in June 2016. He has been involved in developing some of the well-established industry standard EDA tools for clock synchronization, constraints management, STA, formal verification, and physical design. He has taught VLSI-specific courses for over six years at IIT Delhi, the most popular being VLSI Design Flow. His teaching has been rated excellent by students consistently, and he has received the Teaching Excellence award for seven consecutive semesters, three times for the course VLSI Design Flow. He holds three US patents and is the co-author of the book "Fundamentals of Tunnel Field-Effect Transistors". He is an Editor (IJETE Technical Review), an Associate Editor (IEEE Access), a Review Editor (Frontiers in Electronic Integrated Circuits and VLSI), and a Senior Member of IEEE.

Course certificate

The course is free to enroll and learn from. But if you want a certificate, you have to register and write the proctored exam conducted by us in person at any of the designated exam centres.
 The exam is optional for a fee of Rs 1000/- (Rupee one thousand only).
 Date and Time of Exam: 29 October 2023 Morning session 9am to 12 noon, Afternoon Session 2pm to 5pm.
 Registration of: Announcements will be made when the registration form is open for registrations.
 The online registration form has to be filled and the certification exam fee needs to be paid. More details will be made available when the exam registration form is published. If there are any changes, it will be mentioned then.
 Please check the form for more details on the cities where the exams will be held, the conditions you agree to when you fill the form etc.

CRITERIA TO GET A CERTIFICATE

Average assignment score + 20% of average of best 8 assignments out of the total 12 assignments given in the course.
 Exam score + 75% of the proctored certification exam score out of 100
 Final score = Average assignment score + Exam score

Course Type: swayam (https://swayam.gov.in/) (https://swayam.gov.in/nc_details/NPTEL)
 Duration: 12 weeks
 Category: About Swayam (https://swayam.gov.in/about) | All Courses | kumaradlab20@gmail.com - (/profile)

• VLSI design
 Credit Points: 3
 Level: Undergraduate/Postgraduate
 Start Date: 24 Jul 2023
 End Date: 13 Oct 2023
 Enrollment Ends: 07 Aug 2023
 Exam Registration Ends: 18 Aug 2023
 Exam Date: 29 Oct 2023 IST
 Note: This exam date is subjected to change based on seat availability. You can check final exam date on your hall ticket.

This is an ACITE approved FDP course

(/facebook) (/twitter) (/email) (/linkedin) (/youtube)

(https://www.edx.org/course/nc_email-kumaradlab20@gmail.com) (https://www.edx.org/course/nc_email-kumaradlab20@gmail.com) (https://www.edx.org/course/nc_email-kumaradlab20@gmail.com) (https://www.edx.org/course/nc_email-kumaradlab20@gmail.com) (https://www.edx.org/course/nc_email-kumaradlab20@gmail.com)

Course layout


Week 1: Basic Concepts of Integrated Circuit: Structure, Fabrication, Types, Design Styles, Designing vs. Fabrication, Economics, Figures of Merit Overview of VLSI Design Flow: Design Flows and Abstractions, Pre-RTL Methodologies: Hardware-software Partitioning, SoC Design, Intellectual Property (IP) Assembly, Behavioral Synthesis
 Week 2: Overview of VLSI Design Flow: RTL to GDS Implementation: Logic Synthesis, Physical Design, Verification and Testing: Post-GDS Processes
 Week 3: Hardware Modeling: Introduction to Verilog Functional verification using simulation, testbenches, coverage, mechanism of simulation in Verilog
 Week 4: RTL Synthesis: Verilog Constructs to Hardware Logic Optimization, Formal Verification: Formal Verification: Introduction, Formal Engines: BDD, SAT Solver
 Week 5: Logic Optimization: Multi-level logic optimization, Post-Optimization Formal Verification: Delay models of Combinational and Sequential Cells
 Week 6: Formal Verification: Model Checking, Combinational Equivalence Checking Technology Library: Delay models of Combinational and Sequential Cells
 Week 7: Static Timing Analysis: Synchronous Behavior, Timing Requirements, Timing Graphs, Mechanism, Delay Calculation, Graph-based Analysis, Path-based Analysis, Accounting for Variations
 Week 8: Combinational Check, FO, Timing Exceptions Technology Mapping Timing-driven Optimization
 Week 9: Power Analysis, Power-driven Optimization Design for Test: Basics and Fault Models, Scan Design Methodology
 Week 10: Design for Test: ATPG, BIST Basic Concepts for Physical Design: IC Fabrication, FEOL, BEOL, Interconnects and Packaging, Signal Integrity, Antenna Effect, LEF file
 Week 11: Chip Planning: Partitioning, Floorplanning, Power Planning Placement: Global Placement, Wavelength Estimation, Legalization, Detailed Placement, Timing-driven Placement, Scan Cell Reordering, Scan Cell Placement
 Week 12: Clock Tree Synthesis: Technology, Clock Distribution Networks, Clock Network Architectures, Useful Stages Routing: Global and Detailed, Optimizations Physical Verification: Extraction, LVS, ERC, DRC, ECO and Sign-off

YOU WILL BE ELIGIBLE FOR AN e-CERTIFICATE ONLY IF AVERAGE ASSIGNMENT SCORE >= 70% AND EXAM SCORE >= 20%. If one of the 2 criteria is not met, you will not get an e-certificate from Swayam. (https://swayam.gov.in/nc_details/NPTEL)
 Certificate will have your name, roll number, course name, and marks secured in the exam. It will be available on NPTEL and IIT Delhi. It will be e-verifiable at nptel.ac.in/nc (https://nptel.ac.in/nc)

Only the e-certificate will be made available. Hard copies will not be dispatched.
 Once again, thanks for your interest in our online courses and certification. Happy learning.
 - NPTEL team



DOWNLOAD APP




FOLLOW US

- (https://www.facebook.com/swayamcourses)
- (https://www.instagram.com/swayamcourses)
- (https://twitter.com/SWAYAMNPTEL)

Privacy Policy (https://swayam.gov.in/privacy_policy) | Terms of Use (https://swayam.gov.in/terms_of_use) | Honor Code (https://swayam.gov.in/honor_code)

SWAYAM Helpline / Support

© 2024 SWAYAM. All rights reserved.
 Initiative by: Ministry of Education (Govt of India)





NPTEL Online Certification

(Funded by the MOE, Govt. of India)

This certificate is awarded to

SANDESH SADANAND MHASE

for successfully completing the course

VLSI Design Flow: RTL to GDS

with a consolidated score of **52** %

Online Assignments	22.19/25	Proctored Exam	30/75
--------------------	----------	----------------	-------

Total number of candidates certified in this course: 1877


Dr. Anand Srivastava

Dr. Anand Srivastava
Coordinator
Continued Education Program, IITD



Jul-Oct 2023
(12 week course)

Prof. Andrew Thangaraj
Prof. Andrew Thangaraj
NPTEL, Coordinator
IIT Madras



INDRAPRASTHA INSTITUTE of
INFORMATION TECHNOLOGY DELHI

Roll No: NPTEL23EE137S742300672

To verify the certificate



No. of credits recommended: 3 or 4





NPTEL Online Certification

(Funded by the MoE, Govt. of India)

This certificate is awarded to

TUSHAR SARJERAO KADAM

for successfully completing the course

VLSI Design Flow: RTL to GDS

with a consolidated score of **52** %

Online Assignments	22.19/25	Proctored Exam	30/75
--------------------	----------	----------------	-------

Total number of candidates certified in this course: 1877

Dr. Anand Srivastava

Coordinator

Continued Education Program, IITD



Jul-Oct 2023

(12 week course)

Prof. Andrew Thangaraj

NPTEL, Coordinator

IIT Madras



INDRAPASTHA INSTITUTE of
INFORMATION TECHNOLOGY DELHI

Roll No: NPTEL23EE137S742300299

To verify the certificate



No. of credits recommended: 3 or 4

